FFT method with the complexity of O(n log n log log n), where n stands for bit length of operands. Karatsuba method is employed in multiplication of hundreds to thousands bits, whereas FFT method is used for millions bit multiplication.
In this paper, we present two design choices of the hardware Karatsuba multiplier: RKM (Recursive Karatsuba Multiplier) and IKM (Iterative Karatsuba Multiplier). At the same time hardware designs of RKM and IKM are described and these VLSI realization are evaluated in terms of the cost, performance, and energy consumption. From Fig. 1 we found that RKM using 0.18µm process has less area cost than WTM (Wallace Tree Multiplier) for bit length larger than 2 9 with area cost of 30 mm 2 . Critical path delay of RKM is always larger than that of WTM. Therefore we should use WTM instead of RKM as combinational circuits for IKM to have better cost performance for practical purposes.
Designs of IKM are denoted by R1IKM, R2IKM, and R3IKM referring to the number of applications of Karatsuba algorithm. From Figs. 2 and 3 a version of IKM can perform 1024-bit multiplications 30 times faster than software Ver.20050709 and used Pentium 4 1.7 GHz CPU with the same design rule as our hardware implementation. Computation energy was found to be nearly 1/600 of that consumed by general purpose processor which executes the software version.
The results obtained by this study will help system designers for applications requiring multi-digit multiplication to select design alternatives including VLSI realization. Multi-digit multiplication is widely used for various applications in recent years, including numerical calculation, chaos arithmetic, primality testing. Systems with high performance and low energy consumption are demanded, especially for image processing and communications with cryptography using chaos. Karatsuba algorithm with computational complexity of O(n 1.58 ) has been employed in software for multiplication of hundreds to thousands bits, where n stands for bit length of operands. In this paper, hardware design of multi-digit integer multiplication based on Karatsuba algorithm is described and its VLSI realization is evaluated in terms of the cost, performance, and energy consumption. We present two design choices of the Karatsuba hardware: RKM (Recursive Karatsuba Multiplier) and IKM (Iterative Karatsuba Multiplier). We found that RKM has less area cost than WTM (Wallace Tree Multiplier) for bit length larger than 2 9 with area cost of 30mm 2 . Critical path delay of RKM is always larger than that of WTM. Therefore, we should use WTM as combinational circuits for IKM to have better cost performance. We also found that a version of IKM using 0.18µm process can perform 1024-bit multiplications 30 times faster than software at the area cost of 10.9mm 2 . Energy for the computation by the IKM version was found to be nearly 1/600 of that consumed by general purpose processor which executes the software. The results obtained by this study will help system designers for applications requiring multi-digit multiplication to select design alternatives including ASIC realization. 
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